



Introduction to FPGA Design with Efinix

TEC BYTES Webinar
Dr. Markus Pfaff


1

Agenda

- Efinity Overview
 - and how it is different from the crowd: Core + Periphery
- Webinar Project: Swell LED
- Efinity Toolflow
 - Project Setup
 - Interface Designer
 - Synthesis, PnR
 - Reports on Resources and Timing
 - Floorplanner
 - Programmer for FPGA Configuration


3

Efinity: Efinix FPGA Design Software Tool Suite




4

FPGA Design
= Core +
Periphery





5

Efinity Interface Designer



6


Trion T8BGA81 DevKit




7

Webinar Project: Swell LED - Specification

- A few LEDs mounted in a row
 - Brightness of the LEDs can be set by the user via:
- BrightenKey, which slowly brightens LEDs,
- DimmKey, which slowly dimms LEDs or
- Both Keys to dimm faster.
- Dimm speed raises from LED to LED



Project File Structure: RTL-Code







```

1  -----
2  -- Project   : SwellLed for Efinix T8BGA81DevKit
3  -- P2L2 GmbH, 2024, copyright (c)
4  -- Author: Markus Pfaff
5  -----
6  -- Warning! Warning! Warning! Warning! Warning! Warning! Warning! Warning!
7  -----
8  -- This description is based on synchronized inputs at the keys and a
9  -- reset signal synchronized on deactivation.
10 -- To keep the description simple for evaluation purposes we omitted
11 -- synchronization, which is of course not feasible for production use!
12 -----
13
14 library ieee;
15 use ieee.std_logic_1164.all;
16 use ieee.numeric_std.all;
17 use ieee.math_real.all;
18
19 entity SwellLed is
20
21     generic (
22         gClkFrequency : natural := 40E6; -- frequency of system clk
23         gPwmRate       : natural := 2E3;  -- frequency of PWM for LED
24     )
25     port (
26         iClk          : in std_ulogic; -- system clock
27         inResetAsync  : in std_ulogic; -- global asynchronous reset

```

10


Project File Structure: efinity

- ▼  prjIntroducingEfinixIntro
 - ▼  unitSwellLed
 -  efinity
 -  rtl

11

Preparing the Efinity Shortcut

In Windows Start Menu use the right mouse button to navigate to the file location:




| 12

12

Preparing the Efinity Shortcut


This opens Windows Explorer at this place:



| 13

13


Preparing the Efinity Shortcut




Clear content of field
"Start in:"

Using the Tailored Shortcut


Dragg and drop the Windows start icon into the project folder




This creates a link to the original shortcut




16



17




18




19

Current Directory Structure



PCB-Adapter: A VHDL Wrapper




```

7 -----
8
9 library ieee;
10 use ieee.std_logic_1164.all;
11
12 entity SwellLedPcbT8BGA81DevKit is
13     generic (
14         gClkFrequency : natural := 40E6;    -- frequency of system clk
15         gPwmRate      : natural := 2E3;    -- frequency of PWM for LED
16
17     -- This entity uses port names as they appear on the board schematics
18     port (PLL_OUT : in std_ulogic;        -- PLL_IN: GPIOL_20_PLLIN, Pin C3
19
20         SW2 : in std_ulogic;            -- GPIOL_12, Pin G1
21         SW3 : in std_ulogic;            -- GPIOL_13, Pin F1
22         D2  : out std_ulogic := '0';    -- GPIOL_03, Pin G4
23         D3  : out std_ulogic := '0';    -- GPIOL_09, Pin J2
24         D5  : out std_ulogic := '0';    -- GPIOL_16, Pin C2
25         D6  : out std_ulogic := '0';    -- GPIOL_18, Pin E3
26         D7  : out std_ulogic := '0';    -- GPIOL_21, Pin B3
27     );
28
29 end SwellLedPcbT8BGA81DevKit;
30
31 architecture Rtl of SwellLedPcbT8BGA81DevKit is
32
33     signal DimmKey, BrightenKey : std_ulogic;


```

22


SwellLed + PCB Adapter



23





24



25

Adding the Interface Definition



26

dashboard

Project: ExtClk33MHz

File Flow Tools Floorplan Help

Console

```

Sa. Februar 17 24 11:31:37 - Floorplan closed VM : 131.612 MB RSS : 193.912 MB
Sa. Februar 17 24 11:31:37 - Project close VM : 131.696 MB RSS : 193.832 MB
--max_threads set to 6
--max_threads set to 6
Sa. Februar 17 24 11:31:57 - Flow data refreshed. Elapsed time = 0m 6.545s VM : 114.764 MB RSS : 178.988 MB
Sa. Februar 17 24 11:31:58 - Project Loaded VM : 114.764 MB RSS : 178.992 MB
    
```

Property

Top Module: SwellLedPcbT8BGA81DevKit

Top VHDL Arch: RTL

Device: T8F81

Timing Model: C2

Family: Trion

Software Version: 2023.2.307

Location: D:/pj/2023-11-22_WebinarIntroducingEfn...

Open project done

PLL

SwellLedPcbT8BGA81DevKit

SwellLed

iClk

'1' inResetAsync

iDimmKey

iBrightenKey

oLed(4..0)

D2 D3 D4 D5 D6 D7

Pin G4

Pin J2

Pin C2

Pin E3

Pin B3

27


Versioning your Files e.g. using Git

- Efinity User Guide, Section „Appendix: Efinity Project Files“

- Files to include in version control

- <project> .xml
- <project> .peri.xml
- <project> .sdc
- debug_profile.wizard.json
- dbg_top.v
- <module> .v
- settings.json

VS Code for FPGA Design: VHDL by HGB



```

1 -----
2 -- Project   : SwellLed for Efinix T8BG81DevKit
3 -- P2L2 GmbH, 2024, copyright (c)
4 -- Author: Markus Pfoff
5 -----
6 -- Warning! Warning! Warning! Warning! Warning! Warning! Warning! Warning!
7 -----
8 -- This description is based on synchronized inputs at the keys and a
9 -- reset signal synchronized on deactivation.
10 -- To keep the description simple for evaluation purposes we omitted
11 -- synchronization, which is of course not feasible for production use!
12 -----
13
14 library ieee;
15 use ieee.std_logic_1164.all;
16 use ieee.numeric_std.all;
17 use ieee.math_real.all;
18
19 entity SwellLed is
20
21     generic (

```

Introducing Efinix Efinity FPGA Designflow

Dr. Markus Pfaff

Webinar

